Katarzyna Radecka
Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing Katarzyna Radecka Softcover reprint of the original 1st ed. 2003 edition

Name: Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing
Price: 101.49 EUR
Availability: OutOfStock
Author: Katarzyna Radecka

Cena

€ 101,49

Objednané zo vzdialeného skladu

Očakávané doručenie 16. - 24. jún

Naši zákazníci hovoria:

Top-vurdering på Google Reviews, baseret på tusinder af anmeldelser.

14-dňová lehota na vrátenie podľa európskej legislatívy o ochrane spotrebiteľa

Najvyššie hodnotenie na Trustpilot

Pridať do vášho zoznamu prianí na iMusic

Tiež dostupné ako:

Hardcover Book

2003 edition

(2003) € 101,49

Verification by Error Modeling: Using Testing Techniques in Hardware Verification - Frontiers in Electronic Testing

Katarzyna Radecka

Softcover reprint of the original 1st ed. 2003 edition

Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design.

216 pages, biography

Médium	Knihy Paperback Book (Kniha s mäkkou väzbou a lepeným chrbtom)
Vydané	07. decembra 2010
ISBN13	9781441954022
Vydavatelia	Springer-Verlag New York Inc.
Strany	216
Rozmery	155 × 235 × 12 mm · 331 g
Jazyk	Angličtina