Povedzte o tejto položke priateľom:
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them Stuart Sutherland 2007 edition
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
Stuart Sutherland
This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages.
218 pages, 1 black & white tables, biography
| Médium | Knihy Hardcover Book (Kniha s pevnou väzbou a obalom) |
| Vydané | 26. júna 2007 |
| ISBN13 | 9780387717142 |
| Vydavatelia | Springer-Verlag New York Inc. |
| Strany | 218 |
| Rozmery | 241 × 164 × 22 mm · 524 g |
| Jazyk | Angličtina |
Viac od Stuart Sutherland
Zobraziť všetkoMere med samme udgiver
Pozrieť všetko od Stuart Sutherland ( napr. Paperback Book , Hardcover Book a Book )