Povedzte o tejto položke priateľom:
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies Zheng Wang Softcover reprint of the original 1st ed. 2018 edition
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies
Zheng Wang
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors.
197 pages, 80 Tables, color; 72 Illustrations, color; 32 Illustrations, black and white; XX, 197 p.
| Médium | Knihy Paperback Book (Kniha s mäkkou väzbou a lepeným chrbtom) |
| Vydané | 12. mája 2018 |
| ISBN13 | 9789811093210 |
| Vydavatelia | Springer Verlag, Singapore |
| Strany | 197 |
| Rozmery | 150 × 220 × 10 mm · 312 g |