Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Knihy - LAP LAMBERT Academic Publishing - 9783847336778 - 05. januára 2012
V prípade, že obal a názov nesedia, platí názov

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Cena
€ 60,49

Objednané zo vzdialeného skladu

Očakávané doručenie 1. - 9. okt
Dostávajte upozornenia na nové nahrávky interpreta Shoab Ahmed Khan
Pridať do vášho zoznamu prianí na iMusic

Not rated yet

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Médium Knihy     Paperback Book   (Kniha s mäkkou väzbou a lepeným chrbtom)
Vydané 05. januára 2012
ISBN13 9783847336778
Vydavatelia LAP LAMBERT Academic Publishing
Strany 184
Rozmery 150 × 11 × 226 mm   ·   292 g
Jazyk Nemčina  

Viac od Shoab Ahmed Khan

Zobraziť všetko