A Hdl & Verilog Code: Simulated Output - Manjunatha S. - Knihy - LAP LAMBERT Academic Publishing - 9783848423248 - 21. marca 2012
V prípade, že obal a názov nesedia, platí názov

A Hdl & Verilog Code: Simulated Output

Cena
€ 52,49

Objednané zo vzdialeného skladu

Očakávané doručenie 9. - 17. júl
Pridať do vášho zoznamu prianí na iMusic

In electronics, a hardware description language or HDL is any language from a class of computer languages, specification languages, or modeling languages for formal description and design of electronic circuits, and most-commonly, digital logic. It can describe the circuit's operation, its design and organization, and tests to verify its operation by means of simulation. HDLs are standard text-based expressions of the spatial and temporal structure and behaviour of electronic systems. Like concurrent programming languages, HDL syntax and semantics includes explicit notations for expressing concurrency. However, in contrast to most software programming languages, HDLs also include an explicit notion of time, which is a primary attribute of hardware. Languages whose only characteristic is to express circuit connectivity between hierarchies of blocks are properly classified as netlist languages used on electric computer-aided design (CAD).

Médium Knihy     Paperback Book   (Kniha s mäkkou väzbou a lepeným chrbtom)
Vydané 21. marca 2012
ISBN13 9783848423248
Vydavatelia LAP LAMBERT Academic Publishing
Strany 132
Rozmery 150 × 8 × 226 mm   ·   215 g
Jazyk Nemčina