Povedzte o tejto položke priateľom:
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof - Lecture Notes in Computer Science Mikhail Kovalev 2014 edition
A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness Proof - Lecture Notes in Computer Science
Mikhail Kovalev
It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory. The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory.
352 pages, 147 black & white illustrations, biography
| Médium | Knihy Paperback Book (Kniha s mäkkou väzbou a lepeným chrbtom) |
| Vydané | 01. decembra 2014 |
| ISBN13 | 9783319139050 |
| Vydavatelia | Springer International Publishing AG |
| Strany | 352 |
| Rozmery | 155 × 235 × 19 mm · 508 g |
| Jazyk | Angličtina |
Viac od Mikhail Kovalev
Zobraziť všetkoMere med samme udgiver
Pozrieť všetko od Mikhail Kovalev ( napr. Paperback Book )