Povedzte o tejto položke priateľom:
Verilog HDL Design Examples Cavanagh, Joseph (Santa Clara University, California, USA) 1. vydanie
Do you have a profile? Prihlásiť sa
Dostávajte upozornenia na nové nahrávky interpreta Cavanagh, Joseph (Santa Clara University, California, USA)
Naši zákazníci hovoria:
Pridať do vášho zoznamu prianí na iMusic
Tiež dostupné ako:
Verilog HDL Design Examples
Cavanagh, Joseph (Santa Clara University, California, USA)
The book presents the Verilog language with a variety of examples to provide a firm foundation in the design of the digital system using Verilog HDL. It places emphasis on the detailed design of various Verilog projects that include the design module, test bench module, and outputs from the simulator illustrating the design's functional operation.
655 pages, 698 Line drawings, black and white; 34 Tables, black and white
| Médium | Knihy Hardcover Book (Kniha s pevnou väzbou a obalom) |
| Vydané | 13. októbra 2017 |
| ISBN13 | 9781138099951 |
| Vydavatelia | Taylor & Francis Ltd |
| Strany | 674 |
| Rozmery | 260 × 184 × 44 mm · 1,40 kg |
| Jazyk | Angličtina |
